High performance and cost effective memory architecture for an HDTV decoder LSI.

Tetsuro Takizawa, Junji Tajime, Hidenobu Harasaki

Browse the full ICASSP paper archive.