Effect of floating-point error reduction with recursive least square for parallel architecture.

Hiroshi Tsubokawa, Hajime Kubota, Shigeo Tsujii

Browse the full ICASSP paper archive.