Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ICASSP
/
Paper
Efficient interleaver memory architectures for serial turbo decoding.
Zhongfeng Wang
,
Keshab K. Parhi
Venue
Multiconference
ICASSP
Year
2003
Proceedings
ICASSP (2)
DBLP record
conf/icassp/WangP03 ↗
Browse the full
ICASSP paper archive
.