Minimal Path Delay Leading Zero Counters on Xilinx FPGAs.

Gregory Morse, Tams Kozsik, Pter Rakyta

Browse the full ICCS paper archive.