Speedup Analysis for Parallel Implementation of Model of Response Accuracy and Response Time in Computerized Testing.
VenueMulticonferenceICCS
Year2007
ProceedingsInternational Conference on Computational Science (3)
DBLP recordconf/iccS/WangN07 ↗
Browse the full ICCS paper archive.