An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems.

Ankur Agiwal, Montek Singh

Browse the full ICCAD paper archive.