Skip to content

A timing model for static CMOS gates.

Hau-Yung Chen, Santanu Dutta

VenueAICCAD
Year1989
ProceedingsICCAD

Browse the full ICCAD paper archive.