Skip to content

Test generation for delay faults in non-scan and partial scan sequential circuits.

Kwang-Ting Cheng

VenueAICCAD
Year1992
ProceedingsICCAD

Browse the full ICCAD paper archive.