Skip to content

Minimizing the number of test configurations for FPGAs.

Erik Chmelar

VenueAICCAD
Year2004
ProceedingsICCAD

Browse the full ICCAD paper archive.