A logic synthesis system for VHDL design descriptions.

Thomas E. Dillinger, Kathy M. McCarthy, Thomas A. Mosher, Dale R. Neumann, Randall A. Schmidt

Browse the full ICCAD paper archive.