Skip to content

DC Parameterized Piecewise-Function Transistor Models for Bipolar and MOS Logic Stage Delay Evaluation.

Douglas R. Holberg, Santanu Dutta, Lawrence T. Pillage

VenueAICCAD
Year1990
ProceedingsICCAD

Browse the full ICCAD paper archive.