Test Vector Minimization During Logic Synthesis.

Tsu-Wei Ku, Wei-Kong Chia

Browse the full ICCAD paper archive.