A timing analysis algorithm for circuits with level-sensitive latches.

Jin-Fuw Lee, Donald T. Tang, C. K. Wong

Browse the full ICCAD paper archive.