Flip-flop insertion with shifted-phase clocks for FPGA power reduction.

Hyeonmin Lim, Kyungsoo Lee, Youngjin Cho, Naehyuck Chang

Browse the full ICCAD paper archive.