Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits.

Kerry S. Lowe, P. Glenn Gulak

Browse the full ICCAD paper archive.