VeriRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning.

Fu Teng, Miao Pan, Xuhong Zhang, Zhezhi He, Yiyao Yang, Xinyi Chai, Mengnan Qi, Liqiang Lu, Jianwei Yin

Browse the full ICCAD paper archive.