Skip to content

Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation.

Chandramouli Visweswariah, Andrew R. Conn

VenueAICCAD
Year1999
ProceedingsICCAD

Browse the full ICCAD paper archive.