A yield model for the evaluation of topologically constrained chip architectures.

Bruno Ciciani, Giuseppe Iazeolla

Browse the full ICCD paper archive.