Skip to content

Speed-area optimized FPGA implementation for Full Search Block Matching.

Santosh Ghosh, Avishek Saha

VenueCICCD
Year2007
ProceedingsICCD

Browse the full ICCD paper archive.