Skip to content

Jitter-Induced Power/ground Noise in CMOS PLLs: A Design Perspective.

Payam Heydari, Massoud Pedram

VenueCICCD
Year2001
ProceedingsICCD

Browse the full ICCD paper archive.