A private level-1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages.

Farrukh Hijaz, Qingchuan Shi, Omer Khan

Browse the full ICCD paper archive.