Timing-Abstract Circuit Design in Transaction-Level Verilog.

Steven F. Hoover

Browse the full ICCD paper archive.