Low power SRAM design using hierarchical divided bit-line approach.

Ashish Karandikar, Keshab K. Parhi

Browse the full ICCD paper archive.