Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture.

Ignacio Algredo-Badillo, Claudia Feregrino-Uribe, Ren Cumplido

Browse the full ICCSA paper archive.