Skip to content

Formal Verification of Time Constrains SysML Internal Block Diagram Using PRISM.

Sajjad Ali, Muhammad Abdul Basit Ur Rahim, Fahim Arif

VenueCICCSA
Year2015
ProceedingsICCSA (Short Papers/poster papers/PhD student showcase works)

Browse the full ICCSA paper archive.