VLSI-Oriented Architecture for Two's Complement Serial-Parallel Multiplication without Speed Penalty.

Sangman Moh

Browse the full ICCSA paper archive.