A Methodology for Mapping SysML Activity Diagram to Time Petri Net for Requirement Validation of Embedded Real-Time Systems with Energy Constraints.

Ermeson Carneiro de Andrade, Paulo Romero Martins Maciel, Gustavo Rau de Almeida Callou, Bruno Costa e Silva Nogueira

Browse the full ICDS paper archive.