Skip to content

Efficient Hardware Architecture for EBCOT in JPEG 2000 Using a Feedback Loop from the Rate Controller to the Bit-Plane Coder.

Grzegorz Pastuszak

Year2005
ProceedingsICIAP

Browse the full ICIAP paper archive.