An FPGA based parameterisable system for discrete Hartley transforms implementation.

Abbes Amira

Browse the full ICIP paper archive.