A scalable parallel hardware architecture for connected component labeling.

Chung-Yuan Lin, Sz-Yan Li, Tsung-Han Tsai

Browse the full ICIP paper archive.