High speed SAD architectures for variable block size motion estimation in HEVC video coding.

Purnachand Nalluri, Lus Nero Alves, Antonio Navarro

Browse the full ICIP paper archive.