A memory aware and multiplierless VLSI architecture for the complete Intra Prediction of the HEVC emerging standard.

Daniel Palomino, Felipe Sampaio, Luciano Volcan Agostini, Sergio Bampi, Altamiro Amadeu Susin

Browse the full ICIP paper archive.