Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ICIP
/
Paper
Efficient VLSI architecture for bit plane encoder of JPEG 2000.
Kishor Sarawadekar
,
Swapna Banerjee
Venue
B
ICIP
Year
2009
Proceedings
ICIP
DBLP record
conf/icip/SarawadekarB09 ↗
Browse the full
ICIP paper archive
.