Test-pattern Generation for VLSI Circuits in a Prolog Environment.

Rajiv Gupta

Browse the full ICLP paper archive.