Circuit Representation Learning with Masked Gate Modeling and Verilog-AIG Alignment.

Haoyuan Wu, Haisheng Zheng, Yuan Pu, Bei Yu

Browse the full ICLR paper archive.