VSTA: A Prolog-Based Formal Verifier for Systolic Array Designs.

Nam Ling, Timothy K. Shih

Browse the full ICPP paper archive.