An ASIC-architecture for VLSI-implementation of the RBN-algorithm.

Toon Gijbels, Luc Van Eycken, Andr Oosterlinck, Stefaan Note, Francky Catthoor

Browse the full ICPR paper archive.