Skip to content

Griffin: Coherency-Aware Task Scheduling and Memory Allocation for CXL Interconnects.

Suyeon Lee, Khaled Diab, Diman Zad Tootaghaj, Lianjie Cao, Puneet Sharma, Ada Gavrilovska

VenueAICS
Year2026
ProceedingsICS

Browse the full ICS paper archive.