Hardware-Efficient Velocity Estimation of Dynamic Obstacles Based on a Novel Radix-4 CORDIC and FPGA Implementation.

Yashrajsinh Parmar, K. Sridharan

Browse the full IECON paper archive.