PLL-based Clock Recovery Stability Analysis for Distributed Power Electronics Communication Networks with Sub-nanosecond Synchronization Accuracy.

Yu Rong, Jun Wang, Zhiyu Shen, Boran Fan, Dushan Boroyevich, Rolando Burgos

Browse the full IECON paper archive.