Fast Verification Flow for Switched Devices with Analog SystemVerilog Models.

Silvia Tedesco, Sebastien Cliquennois, Franois Ravatin, Davide Lena

Browse the full IECON paper archive.