A VLSI architecture for high-performance, low-cost, on-chip learning.

Dan W. Hammerstrom

Browse the full IJCNN paper archive.