A hardware implementation of Multi-level Threshold Logic for Artificial Neural Net.

Richard Stuart Neville

Browse the full IJCNN paper archive.