The VLSI architecture of a highly efficient configurable pre-processor for MIMO detections.

Tzu-Ting Tseng, Chung-An Shen

Browse the full IPCCC paper archive.