An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads.

Hiroaki Hirata, Kozo Kimura, Satoshi Nagamine, Yoshiyuki Mochizuki, Akio Nishimura, Yoshimori Nakase, Teiji Nishizawa

Browse the full ISCA paper archive.