Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors.

Chi-Keung Luk

Browse the full ISCA paper archive.