A Cache-based Message Passing Scheme for a Shared-bus Multiprocessor.

Bruno R. Preiss, V. Carl Hamacher

Browse the full ISCA paper archive.