A Multi-Microprocessor Implementation of a General Purpose Pipelined CPU.

Richard R. Ramseyer, Andries van Dam

Browse the full ISCA paper archive.