Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation.

Minsoo Rhu, Mattan Erez

Browse the full ISCA paper archive.