An IF-sampling timing skew-insensitive parallel S/H circuit.

Mikko Aho, Vin Hakkarainen, Lauri Sumanen, Mikko Waltari, Kari Halonen

Browse the full ISCAS paper archive.